Abstract-The accumulator-based compaction (ABC) technique uses an accumulator to generate a composite fault signature for a circuit under test. The error coverage for this method has been previously analyzed using Markov chains. We describe an alternative technique for calculating the error coverage of ABC using the asymmetric error model. This technique relies on the central limit theorem of statistics and can be applied to other count-based compaction schemes. Our analysis shows that ABC provides very high coverage of asymmetric errors. Experiments on the actual fault coverage for the ISCAS 85 benchmark circuits show that extremely high postcompaction fault coverage (close to 100%) is obtained with ABC. They also indicate that the use of a rotate-carry adder does not always improve the fault coverage; in some cases, the fault coverage is actually reduced.
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I. INTRODUCTION

B
UILT-IN self-testing (BIST) schemes reduce the volume of test data by compressing the test response into a compact form called a signature. One such scheme, using a counter and an accumulator, was proposed for datapath circuits by Saxena and Robinson [11] . Recently, Rajski and Tyszer [9] have shown that a counter is not necessary to generate the fault signature. Their technique, termed accumulator-based compaction (ABC), uses only an accumulator to generate a composite signature from all of the test responses of the circuit under test, as shown in Fig. 1(a) . Each "word" of the test response is added to the contents of the accumulator's register , and the result in is, in turn, added to the next word of the test response. The final contents of after all tests are applied is the signature of the test response.
The ABC technique offers the advantage that for datapaths that already contain an accumulator, the hardware overhead for testing is relatively small. However, like other compaction schemes, ABC can introduce aliasing, which occurs when a faulty response maps to the fault-free signature. This can be attributed to two reasons: 1) error cancellation, whereby errors produced by one test vector can be masked by the errors produced by another test vector, and 2) error leakage because of overflow in the adder. Error leakage can be eliminated for a -output circuit and test patterns if a ( )-bit accumulator is used. However, this may not be feasible because of hardware overhead and the need to maintain compatibility with the datapath width. In order to reduce error leakage without increasing the overhead, Rajski and Tyszer propose: 1) the use of a 1's-complement adder, in which the carry out from the most significant bit position is directly connected to the carry input of the adder [9] , and 2) the use of a rotate-carry adder, in which the carry output is fed back to the adder through a 1-bit register [10] ; see Fig. 1(b) .
We analyze accumulator-based compaction with several objectives in mind.
1) To use a realistic error model, namely, the asymmetric error model proposed in [12] . 2) To compute the error coverage accurately using the central limit theorem of statistics. This technique has recently been applied to compute the error coverage for other count-based compaction schemes [3] , and our analysis here complements the Markov chain analysis method developed in [9] and [10] . The central limit theorem helps us to determine the error coverage accurately even for short test lengths. Although short test sequences in BIST may not provide adequate coverage of nonmodeled faults, they simplify the test generation problem using many proposed methods such as ROM storage and multiple reseeding of LFSR's. 3) To determine the actual fault coverage obtained with ABC for the ISCAS 85 benchmark circuits [2] . 4) To evaluate the effect of carry feedback (rotate-carry) on fault coverage. We begin by analyzing accumulator-based compaction in which the carry output is not fed back to the adder, and then extend our analysis to compaction using rotate-carry adders. We do not investigate the case where 1's-complement addition is performed, i.e., the carry-out line is directly connected to the carry input.
II. ERROR DETECTION
Consider the use of ABC to compress the responses produced by applying a set of test patterns to a -output combinational circuit . The test response is a sequence of -bit words , which are interpreted as unsigned integers. The response word is made up of bits where the most significant bit is . If changes from 0 to 1 (1 to 0) with the other bits of remaining the same, then the numerical value of increases (decreases) by . A fault in affects one or more words of the test response sequence, and each erroneous word contains one or more erroneous bits. Let be a binary variable defined as follows: if bit of is in error, and otherwise. The following theorem provides a necessary and sufficient condition for error detection. Fig. 2 , we apply a complete SSL test set of 30 patterns [5] to the c432 circuit with an SSL fault affecting the top input line. From Theorem 1, (mod ). Therefore, the error is detected by an ABC compaction circuit employing an 8-bit adder.
Theorem 1 is the key result that we use later to calculate the error coverage. If a -bit adder is used, the error is undetected if and only if (mod ). For compaction with a rotate-carry adder, we have the following result on the necessary and sufficient condition for error masking.
Corollary 1: For compaction with a rotate-carry adder, a fault remains undetected if and only if , where and ( ) is the carry from the most significant bit position for the th test pattern in the fault-free (faulty) circuit.
Proof: With a rotate-carry adder, the weight difference depends on the carry from the most significant bit position; in fact, , from which the result immediately follows.
III. ERROR COVERAGE
An error model makes specific assumptions about the probability of occurrence of errors at the output of a faulty circuit that is exercised by test patterns. We employ the asymmetric error model [12] , which assumes that the probability of an error depends on the fault-free response. Given a particular SSL fault, an output value can change from 0 to 1 for some input patterns, from 1 to 0 for other patterns, and not change at all for others. The number of 1-to-0 changes generally does not equal the number of 0-to-1 changes, and therefore the probability of the response bit being in error depends on the value of the fault-free function. Experimental results provided in [12] for the 74 181 ALU and the c432 ISCAS benchmark circuit support this model. We carried out an independent set of experiments to study the distribution of error patterns for the c432 circuit.
We first calculated the probability of error at each output for different complete test sets. Reduced test sets for all SSL faults were generated using the COMPACTEST [8] and ATALANTA test generation programs, while pseudorandom patterns were generated using the FSIM fault simulation program [6] . We found, not surprisingly, that the error probability at a circuit output varies from almost 0 to 0.8. Fig. 3 demonstrates that the equiprobable error model, which implies an error probability of 0.5, is not accurate. We next determined the probabilities of 0-to-1 and 1-to-0 errors. Fig. 4 shows that there is a significant discrepancy between these two probabilities; hence, our emphasis on the asymmetric error model. 
Let
( ) be the probability that a response bit is in error given that its fault-free value is 0 (1). We can also assign different error probabilities ( ) to the various outputs of the circuit under test. In order to simplify analysis, however, we first assume that and . Later, we briefly explain how our analysis can be extended to the more general case.
Let be the event that the fault-free signature equals the fault signature, i.e.,
. The aliasing probability of ABC is the probability of occurrence of the event . Therefore, the error coverage of ABC is . For each ( ), we define a random variable . We are interested in the distribution of the sum of these random variables since for an adder of size at least , from Theorem 1. For an adder of size , as assumed in [9] , [10] , . The asymmetric error model assumes that the test responses are uncorrelated in time, a reasonable assumption for combinational circuits. Thus, it follows from the error model that the 's are independent. Moreover, the 's are bounded in value. Therefore, we can apply the central limit theorem of statistics [4] , stated below, to study the distribution of .
Theorem 2 (Central Limit Theorem [4]):
If are independent random variables, where ( ) has mean and variance , then under certain regularity conditions, the limiting distribution of is normal with mean and variance . The regularity conditions in the theorem statement are satisfied by the fact that the 's are bounded in value. Experimental results in [3] show that can be approximated by the normal distribution for values of as small as 10. The approximation is even better for larger values of . Hence, we can accurately determine the error coverage of ABC for short test lengths. We next describe a technique for calculating the mean and variance of under the asymmetric error model. For a -output circuit, can take values from the set . Let be the probability that is , given that the circuit under test has outputs. In other words, is the probability that . First, consider the most significant bit. If its fault-free value is 0 (1) and it is in error, then it contributes a value of ( ) to the value of . The probability of this event is ( ). Thus, we have the following recurrence relation for :
The boundary conditions for this recurrence are as follows:
Also, , if . The mean and variance of are now given by the following equations:
The recurrence relation for can be used to compute the mean and variance given , and . We have done this for a number of different values of these parameters; the results are listed in Table I . If different error probabilities are assigned to the various outputs, the recurrence relation for has to be slightly modified. Let ( ) be the probability of a 1-to-0 (0-to-1) error on output . The following recurrence relation for follows directly:
Also, as before, , if . We next calculate and for compaction using a rotate-carry adder. Let be the difference between the carry out of the most significant bit position for the fault-free circuit and that for the faulty circuit. Let ( ) be the probability that ( ). To simplify analysis, we assume that the probability of being 1 is independent of . Let be the probability that is given that there are outputs in can now take values from the set . Therefore, the mean and variance are given by the following equations:
For a continuous random variable, the probability associated with an event is zero. However, the underlying random variable in this case is discrete, therefore, we can approximate by the probability , i.e., where and . For an accumulator of size , we need to calculate the probability mod , which can be approximated by . Therefore
We used Maple to obtain the error coverage for different values of , , and . The results are listed in Table II . From the error coverage values, we make the following observations. 1) For fixed , , and , the error coverage increases with . 2) For fixed , , and , the error coverage increases with . 3) For small values of and (e.g., and in Table II) , the carry feedback in the rotate-carry adder has little impact on the error coverage. This becomes more evident in the following section, where we consider the actual fault coverage for benchmark circuits. However, if and have higher values as in Table III ( and ), the use of a rotate-carry adder increases the error coverage.
IV. FAULT COVERAGE
In order to investigate the effectiveness of ABC, we performed extensive simulations to determine the postcompaction SSL fault coverage for the ISCAS 85 benchmark circuits. These benchmarks include a number of typical datapath circuits that are likely to be used with accumulators [5] . Similar fault simulation results have recently been reported in the literature [1] and [7] ; we independently investigated the fault coverage achieved with ABC for the ISCAS 85 circuits. We first performed the fault coverage experiments with reduced sets of test patterns generated by COMPACTEST. The experiments were carried out using a fault-dictionary-based simulation program that explicitly computes fault signatures. A fault is detected if its signature differs from the fault-free signature. Table IV shows the fault coverage obtained with an accumulator of size . The fault coverage of ABC is 100% in four cases, and over 99% for the other six circuits. With a smaller -bit accumulator, the fault coverage decreases to 94% for the c3540 circuit; for the other circuits, it remains the same.
We also obtained the fault coverage with pseudorandom testing for some of the ISCAS circuits (Table V) . The pseudorandom test patterns were generated using FSIM. For these experiments, we considered the c432, c499, c880, and c6288 benchmark circuits. In each case, we obtained nearly 100% coverage of the detectable faults after compaction. The fault coverage remained unchanged with a smaller -bit accumulator. We were unable to perform the experiments with pseudorandom patterns for the other ISCAS circuits because of the excessive memory required to construct the fault dictionaries. The above experimental results strongly suggest that ABC introduces very little aliasing. They also indicate that if a -bit accumulator is used for a -output circuit, then the loss of fault coverage due to error leakage is usually negligible.
In order to evaluate rotate-carry ABC and to compare it with compaction without rotate-carry, we repeated the above experiments by simulating a compaction circuit where the carry out of the most significant bit is fed back to the adder. The results for reduced and pseudorandom test patterns are given in Tables VI and VII, respectively. The last column of these tables indicates an increase (+) or decrease ( ) in fault coverage compared to compaction without carry feedback using an accumulator of the same size. We see that the carry feedback does not always lead to an increase in fault coverage. In fact, for some of the circuits, it decreases the fault coverage. An explanation for this is that while the carry feedback reduces error leakage, it increases the likelihood of error cancellation. These results also indicate that error cancellation is more likely to cause aliasing, and that error leakage has little impact on fault coverage for these circuits.
We also carried out a set of experiments with the ISCAS 85 benchmarks to determine the impact of faults occurring in the accumulator itself. We found that almost all such faults were covered, and that they caused little or no increase in aliasing, thus confirming other recent results on accumulator faults [1] , [7] , [9] .
V. CONCLUSIONS
Accumulator-based compaction provides extremely high fault coverage with low hardware overhead. The error coverage can be analyzed for the asymmetric error model using the central limit theorem of statistics. We demonstrate that exceptionally high error coverage is obtained for asymmetric errors. Our analysis also shows that aliasing is caused more often by error cancellation than by error leakage. Experimental results show that very high postcompaction fault coverage is obtained for the ISCAS 85 benchmark circuits. Furthermore, the use of a rotate-carry adder does not improve the fault coverage significantly for these circuits; in fact, it sometimes reduces the fault coverage because of an increase in error cancellation.
